“Power-Aware Physical Design Strategies for Nanoscale VLSI Circuits Using Floorplanning, Placement, and Clock Tree Optimization”. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY RESEARCH (IJETTR) 7, no. 2 (July 1, 2026): 1–8. Accessed July 21, 2026. https://ijettr.com/index.php/IJETTR/article/view/IJETTR_07_02_001.