“Power-Aware Physical Design Strategies for Nanoscale VLSI Circuits Using Floorplanning, Placement, and Clock Tree Optimization”. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY RESEARCH (IJETTR), vol. 7, no. 2, July 2026, pp. 1-8, https://ijettr.com/index.php/IJETTR/article/view/IJETTR_07_02_001.