Power-Aware Physical Design Strategies for Nanoscale VLSI Circuits Using Floorplanning, Placement, and Clock Tree Optimization. IJETTR. 2026;7(2):1-8. Accessed July 21, 2026. https://ijettr.com/index.php/IJETTR/article/view/IJETTR_07_02_001